Abstract-This paper discusses a new technique developed 3.5 for generating well defined RF large voltage swing signals for on 0 wafer experiments. This technique can be employed for 3 performing a broad range of different RF Reliability experiments on one generic test structure. The frequency 2.5
distorted at such high frequencies. This makes it very difficult to perform accurate reliability experiments at frequencies sinusoidal voltage signals is that these are relatively easy to above 10 MHz. Some authors have addressed this problem generate without the need for complex test structures that are by designing specific test structures for one single experiment specifically designed for every frequency, as will be [1, 2] . In this paper we will discuss a new measurement explained in this paper. Rather than designing such complex approach that allows us to perform a broad range of different test structures we are able to perform RF reliability RF reliability experiments on a generic test structure.
experiments on a generic test structure. Generic in this sense means that only one test structure needs to be designed for II. TEST STRUCTURES performing all sorts of RF reliability experiments. The test The goal of the work discussed in this paper is to structures that are used in this work consist of transistor characterize the degradation of MOS devices under RE stress structures, laid out in a two-port ground-signal-ground (GSG) ( 1 )) equals the current flowing into the DUT discrete time equivalents
In figure 1 the result of such a calculation is shown. The gate (the right-hand side of equation ( 1 )). This equation can be voltage signal that is shown is used for the reliability solved by realizing that [4] : experiments that will be discussed in section V of this paper. In tis xprssio GDT ad CUT, he npu conuctnceand traveling and standing waves will appear on the cables. This figure 3 . This signal flow No withiexprs on 5 ) ,( mad(12)ait ispsb graph is based on the commonly used three-term error model to determine V from e two meaure ve commoly ued fr caibraing VA's n a efletion and bm and the 7 known error terms of figure 3.
In order to find all error terms a calibration procedure measurement setup (see e.g. [6] ). The additional terms in the needs to be performed. The 7 error terms can be determined error model of figure 3 originate from the fact that we are not using a 7-step calibration procedure. The first three steps only interested in a relative measurement (sufficient for consist of a Short-Open-Load calibration at port 1. parameters such as s-parameters, impedance, etc), but also in Subsequently an absolute power meter measurement is absolute power levels. In order to make this possible we |EIml=l ll-rl EsF| (16) Qtunnei can be established by measuring it while a low 0am,p frequency sinusoidal gate voltage signal is delivered to the In this expression ap represents the power measured by the device. The RiF power can subsequently be tuned such that the external power (expressed as a power wave quantity) and amp desired Qtunnei is reached. The IDC technique makes use of the is the power wave am as it is measured by the VNA when the fact that the tunneling current through a thin gate oxide is external power meter is connected. Error terms Mga, MCD and strongly dependent on the gate voltage, while it is frequency Lc can be found using the calibration measurements at DUT independent. This is illustrated in figure 4, analyzer and the absolute power measurement during Stress experiments were performed for 9 different calibration was performed using an HP 437B power meter.
We clearly see that both methods coincide very well frqeceoftegevlae,uigneessrcuefr every frequency. The appropriate power level for realizing the concerning the determined amplitude of the gate voltage for desired Vp was tuned using a Labview routine that gradually all amplitudes and frequencies used. It should be noted that increases the RE power level and measures the realized higher amplitudes could not be tested, as this will lead to such amplitude using the approach of section IVA, until the desired high peak voltages that the used gate oxides will break down. Vpp is reached. This was done for every test structure (and thus The reason for this is that we can only measure IDC accurately every frequency). Device characteristics were measured at the drain source/port when the device is constantly biased in inversion (i.e. also at the low peak of the gate voltage 0 signal stress time, under equivalent stress conditions, but with various frequencies, The equipment was linked using an IEEE-488 bus and ranging from 10 MHz to 1 GHz. The solid line is included as a guide to the connected to a PC. The equipment was controlled using eye.
consists of the use of sinusoidal stress signals for comparing 0.5 the degradation of devices under different stress frequencies. 
The calibration procedure that we have used proved to be very -1. 5 accurate frequency independent up to 1 GHz. To the best of our knowledge this has never been shown before. The Figure 9 : Degradation of maximum transconductance gn,max plotted against methodology as it is described in this paper can easily be the frequency of the stress signal, for different stress times. This gm,max is defined as the maximum gm over an entire VG sweep, as illustrated in the inset of figure 7. From figures 8 and 9 it appears that the stress frequency does not have a serious effect on the degradation of the transconductance of the device, indicating that gate oxide wearout is frequency independent up to at least 1 GHz.
VI. CONCLUSIONS
In this work we have introduced a new approach for performing RE reliability experiments. This approach
